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A digital video display system (DWDS) is disclosed for display
of image, alphanumeric and other data on a cathode-ray tube
(CRT) with sequential raster scan and two, four or eight gray
shades. The DVDS includes a central processing unit for ac
tivating the system, selecting the X (horizontal axis) and Z (in
tensity modulation) modes, and designating the starting loca
tion of two successive rasters of data from a memory accessed
by a data multiplexer subsystem (DMS). At the end of each
raster, the DMS interrupts the computer for a new starting lo
cation of a raster of data to follow the next while a DVDS con
trol subsystem is prepared for the next raster. The first word of
raster data designates the Y-axis value to be transmitted to the
CRT vertical deflection system through a static digital-to
analog converter. Each word thereafter contains a predeter
mined number n of bits for n/3, n/2 or nil display elements
(DE) in the respective eight, four and two gray shade modes.
DE groups are transmitted to the CRT intensity control
through a static digital level select network. As each DE group
is read, an X-axis integrator is incremented by one, two or four
units depending upon the X-axis mode selected. A counter
determines when all DE groups of a word have been displayed
in each of the gray shade modes, and resets all of the DVDS,
thereby shutting off display after one, two or three DMS
memory cycles in the eight, four and two gray shade modes,
respectively, until the next word is automatically read out of
memory as a separate counter in the DVDS keeps track of the
DMS-memory cycles for the different gray shade modes.
16 Claims, 12 Drawing Figures
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2
Each word of a block of data except the first contains a plu
rality of picture elements, the number depending upon how
many shades of gray are initially specified for display by the
processing unit. The first word contains only the Y lo
The invention described herein was made in the per central
cation of the raster to be displayed. As each element of data is
formance of work under a NASA contract and is subject to the processed,
X-axis integrator is pulsed to advance the
provisions of section 305 of the National Aeronautics and cathode-rayanbeam
by a constant increment the magnitude of
Space Act of 1958, Public Law 85-568 (72 Stat. 435; 42 USC which is initially specified
by the central processing unit.
2457).
O When an interruption occurs at the end of a raster, the in
tegrator is reset. The cathode-ray beam is unblanked a con
BACKGROUND OF THE INVENTION
stant period for each display element processed for display.
This invention relates to a cathode-ray tube display system, The asynchronous portion of the DVDS counts the number of
and more particularly to a digital video display system.
display elements processed in a word of data, and when allele
In many applications, particularly scientific applications, it 15 ments
have been processed, resets that asynchronous portion.
is desirable to display image data at a fast rate, sometimes in
A synchronous counter keeps track of the memory cycles and
real time, with high resolution. For example, to display plane automatically requests the next word each cycle, two out of
tary range-doppler radar mapping data, 300 rasters of 400 dis
three cycles or one out of three cycles for the respective eight,
play elements may be required with as many as eight gray four
and two gray shade modes without interrupting the cen
shades, all at a rate of 40 frames per second in order to
tral processing unit.
eliminate flicker. Since three binary digits are required to en 20 Since the end of each raster interrupts the central
code eight gray shades for the display elements, a digital dis processing unit, and a subroutine must be executed to prepare
play system would require a capability of processing for dis the
DMS for the raster following the next raster to be dis
play 14.4 megabits of display data alone.
played,
after the last raster of the frame may be
In the past, analog techniques have been employed to dis 25 employedantointerrupt
deactivate
the digital video display system, or to
play digitally encoded data. As the data was received, or read
recycle to the first raster. As the rasters of a given frame are
from memory, one raster at a time, separate but synchronous being
processed for display, the central processing unit can be
analog scan generators were relied upon to position the elec updating
the data, such as for real time display or for other
tron beam while the display data was employed to modulate wise altering
the display as to orientation, size or intensity, in
the beam intensity. Accordingly, only the Z axis was digitally 30 whole or in part,
or to display alphanumeric or other symbols
controlled. Digital control of X and Y axis would provide not
themselves or superimposed on other display data.
only greater accuracy commensurate with the greater image byThe
novel features that are considered characteristic of this
detail contained in the data, but also faster display. No prior invention
are set forth with particularity in the appended
art system has provided display of 4,800,000 display elements claims.
The invention will best be understood from the follow
per second with a substantial number of gray shades,
35 ing description when read in connection with the accompany
ing drawings.
OBJECTS AND SUMMARY OF THE INVENTION
A primary object of the invention is to provide a cathode
BRIEF DESCRIPTION OF THE DRAWINGS
ray tube display system that is digitally controlled in all three
axis of the cathode-ray tube, namely horizontal deflection, 40 FIG. 1 is a block diagram of the present invention.
FIG. 2 is a diagram illustrating the manner in which data to
vertical deflection and intensity.
be displayed is arranged in memory.
Another object of the invention is to provide a stable
cathode-ray tube display system.
FIG. 3 is a diagram illustrating the manner in which data
Still another object is to provide a cathode-ray tube display words are coded for selective eight, four or two gray shades.
FIG. 4 is a timing diagram for the system of FIG. 1 for nor
system
ployed. that is flexible as to the number of gray shades em 45 mal video element display.
FIG. 5 is a logic diagram of a mode control section of the
Yet another object is to provide a video display system that
is flexible as to resolution, i.e., flexible as to the number of pic system of FIG. 1.
F.G. 6 is a logic diagram of a data control section of the
ture elements to be displayed in a frame, with independent system
of FIG. I.
DIGITAL WIDEO DISPLAY SYSTEM USNG CATHODE
RAY TUBE
ORIGN OF INVENTON

control over the number of rasters in a frame and the number 50
of elements in a raster.

FIG. 7 is a logic diagram of a display timing control section
These and other objects of the invention are achieved by a of the system of FIG. 1.
digital control system for a cathode-ray tube including a cen
FIG. 8 is a logic diagram of a line element counter of the
tral data processing unit, a memory for storing binary data and system of FIG. 1.
two independent communications channels from the memory 55 FIG. 9 is a logic diagram of a request control section 19 of
to an external digital video display system which controls the the system of FIG. 1.
cathode-ray tube, one communications channel for transfer of
FIG. 10 is a logic diagram of an X-axis integrator of the
control words to the digital video display system under control system of FIG. 1.
of the central processing unit, and one for asynchronous
FIG. 11 is a logic diagram of a buffer level select section of
transfer of display data to the digital video display system in 60 the system of FIG. 1.
dependent of the central processing unit once activated under
FIG. 12 is a minor cycle timing diagram for the display
control of the central processing unit,
system of FC. 1 implemented as shown in FIGS. 5 to 11.
Data elements to be displayed are stored in the memory as
DESCRIPTION OF PREFERRED EMBODIMENTS
an array of rasters. The asynchronous data channel employs
two previously assigned memory locations to store the starting 65 The digital video display system (DVDS) of the present in
location and number of words of data in blocks for the next

vention was devised to provide display of planetary range dop
pler data, but is also capable of providing all types of known
display functions, such as X-Y plotting, alphanumeric display
and
image animation, all with online computation capabilities
memory. When all have been read, the next raster is read 70 for altering
the display point by point. The range doppler data
starting at the location specified by the word in the alternate which
could be displayed appear as approximately 2 billion
preassigned memory location, but first the central processing bits of binary
recorded serially on magnetic tape.
unit is interrupted so that it may insert the starting address and These data areinformation
arranged in a 10X 0' matrix, and then data
number of words for a raster to follow the next raster to be
read.
75 reduced. Using prior art techniques, the results of changes in
the data reduction took one week to become apparent as it
two successive rasters, each block containing all elements of a
display raster and the Y-axis locations of the raster. The words
of a given raster are counted by the DMS as they are read from
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4
of the tube in the Y axis. That is accomplished through a
DVDS interface control 15 communicating directly with the Y
deflection circuit of the CRT through a digital-to-analog inter

3
took one week to process a picture. The present invention will
supply that picture within several seconds. For observation of
experimental data and data processing, it is desirable to be
able to see the plot developing such that changes in the data
parameters can be made, and the effect of the changes im
mediately observed on the display.
The DVDS of the present invention comprises a central
processing unit 10, preferably with its own memory 11 for
operating as a digital computer in response to a stored pro
gram without relying on access to a second memory 12. Thus,
while the central processing unit is communicating with the
memory 11, the DVDS is using the second memory.
The second memory can be accessed by the central

processing unit 10 through a second input/output path inde
pendent of a first input/output path normally used by the cen
tral processing unit for input and output operations, as well as
all data processing operations. Thus, while the first path is
primarily under control of the central processing unit 10, the
second path can be under the control of either the central
processing unit or a data multiplexer subsystem 13 which ser
vices a display unit comprising a cathode-ray tube 14 as
required in the same manner that the data multiplexer would
service any other type of device for input and output opera
tions using the memory 12.
While data can be transferred between the data multiplexer
13 and the memory 12 in either direction, the DVDS of the
present invention employs the data multiplexer 13 only for
transfer of data out of the memory 12 for display on the
cathode-ray tube (CRT) 14. By equipping the central
processing unit with at least two memories, the central
processing unit may carry out its normal data processing func
tions without interference by the DVDS except for a minimum
number of cycles periodically to supervise operation of the
data multiplexer. Otherwise, if only one memory were pro

vided, and both the central processing unit and the data mul
tiplexer were to address the one memory, the data multiplexer
would have priority.
Computers are commercially available for scientific appli
cations or industrial process control applications having a cen
tral processing unit and a data multiplexer with memory as
described. One such computer which has been used for imple
menting the DVDS of the present invention is a model 930
manufactured by Scientific Data Systems, Inc., and described
in a Reference Manual published Feb. 1966. Therefore, the

face 16. The DVDS interface control 15 includes a data

5

10

15

25

Wettet.

Since the starting address of each block of data to be dis

35

45

50

vention.

55

an external device can be employed to practice the present in

CRT but also to block transfer of data from the memory for
deflection and intensity control of a cathode-ray beam to pro

vide digital control of the display involving at least 300 rasters
of 400 display elements per raster, each element having as
many as eight shades of gray. The preferred embodiment of
the present invention was designed to display a matrix or
frame of up to 120,000 elements at the rate of at least 40
frames per second for a picture element rate of 4.8 MHz. With
the full range of eight gray shades, the digital display must
process a total of 14.4 megabits of display data per second.
This is made possible by storing one, two or three bit codes for
two, four or eight gray shades, respectively, on a point-by
point basis for a given raster, and preceding the display ele
ment data for each raster with the raster position in digital

60

65

lowed for the electron beam to settle at the new Y-axis posi
tion, a request control unit 19 in the DVDS interface control
signals the data multiplexer to transfer the next word of data
to the data acquisition buffer 17. From there the next word of

data is transferred to a Z-axis shift register 20 to control the in
tensity of the electron beam for a number of successive points.
For example, a 24-bit word read from the memory 12 into the
data acquisition buffer 17 by the data multiplexer 13 is trans
ferred in parallel to the Z-axis shift register for intensity con
trol using one bit at a time starting with the most significant bit
if only a two gray shade mode of operation has been specified
by the central processing unit 10 to a mode control section 21.
lf the mode specified is a four gray shade mode, the word in
the shift register 20 is used for intensity control two bits at a
time starting with the most significant two bits for a display of

12 instead of 24 successive and equally spaced points along
the X axis. In an eight gray shade mode, the word in the shift
register 20 is used three bits at a time, starting with the most
significant three bits.
A DVDS timing control unit 22 includes a display timing
control section 23 and a fast clock generator 24 operating at
15 MHz. to shift the Z-axis shift register 20 either one, two or
three bit positions per minor cycle for display depending upon
the gray shade mode selected. The display timing control 23
also controls the input to a Z buffer level select network 25 for

operation with one, two, or three bits per minor cycle of the
DVDS.
70

form.

As each block of data is read for display along the X axis,
the first word of data is decoded to position the electron beam

played is specified by the central processing unit, and the first
word of each block specifies the Y-axis position of the raster
to be displayed, the raster may be interlaced, as in TV display
systems, or arranged in any other order to meet the require
ments of particular applications. However, in practice the dis
play is most commonly successive rasters starting with the first
displayed horizontally across the top of the face of the CRT.

After the first word of a block of data has been transferred
40 to the Y-axis DIA converter, and sufficient time has been al

description and operation of the central processing unit and
data multiplexer of the preferred embodiment will correspond
to an SDS 930 system having a data multiplexer with a second
memory as optional equipment for transferring data out from
the second memory for display. However, it should be ap
preciated that equivalent computers, having a central
processing unit and a data multiplexer for transferring data to

The format of the display data is a two-dimensional array of
points. Each point is designated by position and intensity. This
format lends itself not only to display by raster scan of the

acquisition buffer 17 which receives successive words in
sequence from a block of memory locations for a raster to be
displayed. The first word read from a given block is trans
ferred to a Y-axis digital-to-analog (D/A) converter 18 of the
digital-to-analog interface. That converter includes a static re
gister to hold the Y-axis address of the cathode-ray beam until
it is replaced by another address via the data multiplexer.
The data multiplexer receives from the central processing
unit the starting address of the first block of memory locations
to be read for display data, the number of words in the block
of data, and the starting address of the block of data to follow
together with the number of words in that block. As each word
of data is transferred to the buffer 17, the number of remain
ing words in the block is indicated by decrementing the start
ing number with the transfer of each word. When a zero word
count is reached, the data multiplexer 13 transmits an inter
rupt signal lwa to the central processing unit. That unit then
replaces the starting address and word count of the block of
data just transferred for display with a starting address and the
number of words in the block of data to be displayed following
the next block. Since the starting address of the next block is
already in the data multiplexer, display of the next raster may
thereafter be started immediately, again using the first word to
position the beam of the CRT through the Y-axis D/A con

75

To position the electron beam for each successive point of a
raster, an X-axis integrator 26 receives an increment for each
display element processed so that as the Z-axis shift register is
shifted one, two or three bits per minor cycle, the X-axis in
tegrator is incremented a predetermined amount during each
display minor cycle. The amount by which the X-axis integra
tor is incremented during each display minor cycle is con
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6
trolled by the mode control section 21 in accordance with the
three least significant octal digit positions. For an eight gray
X-axis mode specified by the central processing unit at the shade
mode of operation, each picture element is specified by
time of activating the DVDS interface control section 15.
eight octal digits D through D, each octal digit occupying
The X-axis modes are three in number for increments of
three bit positions of the word. For the four gray shade mode,
one, two, or four units along the X axis during each minor cy 5 the
word consists of twelve quaternary digits D, through D,
cle. The Z-axis modes are also three in number. However, the
each
comprising two bits. For the two gray shade modes,
X-axis mode is selected independently of the Z-axis mode. In each digit
of
the
bits comprises a binary number specifying the
other words, any one of the three X-axis modes may be used level (off and24on)
of the electron beam for each of 24 picture
with anyone of the three Z-axis modes to provide maximum
elements.
flexibility in the display. That coupled with the freedom of 10 Picture elements are presented for equal periods regardless
programming in the Y axis will permit optimum use of the the gray shade mode selected. Therefore, in the eight gray
DVDS for all display applications.
shade mode, three data bits are read out every minor cycle of
As noted hereinbefore, the data multiplexer transmits an in the
display timing control section 23. In the four gray shade
terrupt signal Iwz when all words of a block have been
mode, two data bits are read out during every minor cycle, and
processed in order to prepare the data multiplexer with the 15 in
the two gray shade mode, only one bit is read out during
starting address and number of words in the block to follow
every
cycle. In terms of cycles of the fast clock genera
the next block in the display, each block defining a single dis tor 24,minor
the
bits
in the X-axis shift register are shifted one out of
play raster. The interrupt signal is also transmitted to a data every clock cycle
for the eight gray shade mode, two out of
control section 27 to reset the digital-to-analog interface in 20 three
clock
cycles
for the four gray shade mode, and one out
preparation for display of the next raster, Needless to say, un
of every three clock cycles for the two gray shade mode. A
blanking of the cathode-ray beam is provided only during picture
element is then displayed for one out of every three
point display periods. The beam is automatically blanked clock periods
in any one of the three modes.
while the X-axis integrator is being stepped from one point to
FIG.
4
is
a
timing
diagram for processing binary digits of a
the next, and while the Y axis is being set to a new address. 25 word of display elements
the three gray shade modes. When
Blanking then includes flyback of the cathode-ray beam along a word of picture elementindata
is ready for transfer to the Z
the X axis as display progresses from raster to raster.
axis
shift
register
20,
a
transfer
control signal DEE is true
While the request control section 19 of the DVDS interface
(positive) to allow a first clock pulse MCCL from the fast
control automatically requests the next word of data to be dis
clock generator 24 to transfer in parallel the data word from
played in synchronism with memory access cycles of the cen 30 the
buffer 17 to the Z-axis shift register. The same clock also
tral processing unit and the data multiplexer, thus allowing a
resets the signal DEE and sets a shift enable (SE) signal. Sub
finite and predetermined time for each word to be processed sequent
pulses are applied to the shift register in groups
for display, a display element counter 28 is provided to deter of three clock
to
define
minor cycles of the display timing control
mine when in fact all 24, 12 or eight display elements of a 24
section 23. For the eight gray shade mode, the shift enable
bit word have been processed in the respective two, four and 35 signal
remains true until all eight display elements have been
eight gray shade modes. When the display element counter processed.
has determined that all display elements of a word have been
The first clock pulse of each minor cycle transfers the most
processed, it signals the display timing control section 23 to significant
three bits of the Z-axis shift register to the Z-buffer
prepare for the next word. The display timing control section
level
select
26. This parallel transfer of three bits to the Z
23 then turns off the fast clock generator 24.
buffer is controlled by a signal ZCON from the display timing
This arrangement may be aptly denominated a synchronous 40 control
section 23. When that signal is false, the next clock
asynchronous display system. It is synchronous in that display pulse transfers
bits from the most significant three bit
words are transferred to the data acquisition buffer 17 in positions of thethree
shift register 21 to the buffer 26. That next
synchronism with memory access cycles. That is assured by clock
pulse also sets the signal ZCON true, thereby locking
the mode control section 21 which receives timing signals 45 out other
data for one complete minor cycle. At the same
from the central processing unit via the data multiplexer to time, the display
element counter 28 is incremented, and a
generate request control signals at the proper rate. The system pulse
(STP)
is
applied
to the X-axis integrator to step the posi
is asynchronous in that the data is processed by the DVDS tion of the electron beam
along the X-axis a distance of one,
timing control at a clock rate independent of the central
two or four units, where the number of units is specified in ad
processing unit and the data multiplexer. However, that rate 50 vance
must be selected high enough to assure processing all display tion 21.by the central processing unit via the mode control sec
elements of a word within one, two or three memory access
After one clock period of a minor cycle, the intensity con
cycles depending upon the gray shade mode selected.
trol data in the Z buffer has been decoded and the intensity
FIG. 2 illustrates schematically the organization of data for 55 level
of the electron bema selected so that during the second
one raster of data to be displayed as stored in the memory 12.
and
third
clock periods of the minor cycle the electron beam
The first word in location N contains the Y-axis position data
of the cathode-ray tube is unblanked by setting a signal ZE
in bit positions 15 to 23 of a 24-bit word. The Y position of false.
By the time of the first clock period of the next minor cy
any raster is thus randomly selectable. Following the first (Y) cle, three
new bits will have been shifted into the least signifi
word of a block of data pertaining to one raster, the first word
cant three bit positions of the Z-axis shift register. Those three
of picture element data is read from location N+. Successive 60 new
bits are then transferred to the Z buffer, and the sequence
words of picture element data are then read from successive just described
for the one display element is repeated for the
memory locations N+2 through N--K, where K is the number
next display element.
of words specified by the central processing unit for a block of
In the case of a four gray shade mode of operation, the shift
data following the Y word. A new block of data is then read 65 enable
signal (SE) is reset for one clock period so that during
starting with a memory location M as specified by the central each minor
cycle, only the first and second clock pulses will
processing unit, where M is normally programmed to be equal shift the contents
of the Z-axis shift register 21. In response to
to N-(k-H).
the first clock pulse of a given minor cycle, two binary digits
The data are read out to the DVDS in parallel and
transferred to the Z buffer. For the two gray shade mode,
processed one, two or three bits at a time starting with the are
the signal SE is controlled to be true only during the first clock
most significant digit (MSD). FIG. 3 illustrates the first word 70 pulse
of a minor cycle. One bit of data is shifted to the Z
of picture element data in the three alternate forms for the buffer-level
select to set full bright or full off.
block of data in FIG. 2. The position of the raster to which the
In
order
that
signal SE be true for the first clock pulse of
data pertains is specified by the octal number Ds, D, D1 in the the first minor the
cycle following a parallel transfer of a data
least significant nine-bit positions of the first word, i.e., in the 75 word
into the Z-axis shift register, the signal SE is set true in
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response to the clock pulse which transfers the data word into

8
element counter signals the display timing control 23 that all
display elements of a word have been processed. The modulo
3 counter in the request control section is not at any time set
in its anomalous fourth state. Thus, as noted hereinbefore, the
DVDS is a synchronous asynchronous system in that actual
processing of display element data is asynchronous while the

3 counter which has an anomalous fourth state that can be

request for data words is synchronous with the central
processing unit. However, it should be understood that the

the Ztaxis shift register. As noted hereinbefore, the fast clock
MCCL is turned on by the display timing control section 23.
The arrangement is for the clock generator to be turned on for
one clock period before the processing of data elements is
started. That is readily accomplished by employing a modulo

used for the initial clock period preceding the first minor cycle
of three clock pulses. The clock pulses MCCL counted by the

request for data could also be made asynchronously. A

modulo-3 counter, and the state of that counter are decoded 10 synchronous request is preferred only because the memory 12

for control of the timing signals described with reference to
F.G. 4.

After a word of display element data has been processed,

the modulo-3 counter is set to the anomalous fourth state. 15

This fourth state is decoded to generate the signal DEE for
parallel transfer of the data word from the data acquisition
buffer into the Z-shift register. Thus, once the fast clock is
turned on, the modulo-3 counter in the display timing control
section 23 is turned on, and immediately the modulo-3
counter therein allows a word to be transferred from the data

is synchronous with the central processing unit. Otherwise the
data multiplexer would have to wait and act upon each request
for data in synchronism with the next memory access cycle.
The request control section of the DVDS interface is made
synchronous with the memory access cycles through clock
pulses Qq1 from the central processing unit.
The manner in which the central processing unit 10 ac

tivates the data multiplexer 13 and the DVDS through the
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acquisition buffer to the Z-shift register in response to the first
clock pulse from the fast clock generator 24. The very next
clock pulse initiates the modulo-3 counting sequence to divide
the minor cycle into periods of three clock pulses,
After all eight, 12 or 24 display elements of a word have
been processed, the modulo-3 counter is reset to its anoma

25

the signal INIT for gating of the first word of a block from the
memory 12 to the Y-axis digital-to-analog converter 18. The
first word coming from the memory via the data multiplexer
13 is thus put in the data acquisition buffer and then trans
ferred into the Y-axis D/A converter, which includes its own
buffer register. The display timing control section 23 inhibits
the request control section 19 from making any request for
further data words for two memory access cycles (3.5

mode data.

Both input/output channels are controlled directly by the

central processing unit. In the case of the data multiplexer, the
central processing unit must supply starting location and word
count for block transfer of data, after which data is transferred
35

to or from memory upon request of the external device
designated to transmit or receive the data. Thus, while the
data multiplexer can also be employed to transfer data from
the external device to the memory 12, the DVDS only receives
data in memory. Activating the data multiplexer then takes
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only one form for the DVDS. The mode control section 21

receives predetermined bits of a 24-bit word in parallel to not

only activate the DVDS by setting a flip-flop DOK and a flip
flop. INIT, but also to decode and store the X (step) and the Z

microseconds) to allow the Y-axis D/A converter to settle be

fore requesting the first word of display element data.
The actual requests for display element data are made auto
matically by the request control section 19 once the DVDS
has been activated and the display timing control section has
completed the request control delay. That is accomplished by
a second modulo-3 counter which counts memory access cy

cles. The output of the counter is decoded to allow a new word
of display element data to be requested during each memory
cycle when operating in the eight gray shade mode, two out of
three memory access cycles when operating in the four gray
shade mode, and only one out of every three memory access
cycles when operating in the two gray shade mode, thus allow
ing more than the one memory access cycle period for the
processing of display element data for the two gray and the
four gray shade modes. For the eight gray shade mode, a new
word of display element data is requested during each memory
access cycle since the binary digits of each word are being
used at the maximum rate of three bits per minor cycle of the
DVDS. The frequency of the fast clock 25 is selected to be
sufficiently high to process one word of display element data
and request another word during one memory access cycle in
the eight gray shade node.
The modulo-3 counters employed in the display timing con
trol section and the request control section will be described

the DVDS only for data output. The other input/output chan

nel is for parallel transfer of 24-bit words at slow transfer rates
to and from external devices, here used by mode control sec
tion of the DVDS interface to receive initiating signal and

lous fourth state in preparation for the next line. Setting the
modulo-3 counter in the anomalous fourth state is initially ac

complished when the DVDS is activated by the central
processing unit by a signal INIT generated for one clock
period of 1.75 microseconds timed by clock pulses Qq1 from
the central processor.
The data control section 27 is placed in an initial state by

mode control section 21 will now be described with reference

to the logic diagram of the mode control section shown in FIG.
5. But first it is again pointed out that the central processing
unit 10 has at least two well defined input/output channels.
One channel is through the data multiplexer 13 capable of ser
vicing several data subchannels one of which is here used by
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(gray shade) modes of operation for the DVDS.
The data multiplexer has an activation sequence consisting
of two control instruction sequences. The first sequence
designates the data multiplexer as the channel to have access
to the memory 12 and to interrupt the central processing unit.
The second sequence activates communication with the
DVDS through the multiplexer 13. In the case of implementa

tion with an SDS 930 computer having a data multiplexing
system as optional equipment, the first sequence of instruc

tions consist of an EOM instruction followed by a POT in
struction. The EOM (energize output medium) instruction
merely designates a data subchannel to communicate with the
memory 12 through the data multiplexer 13. The data
subchannel in this case serves the DVDS.
The following POT (parallel output) instruction designates
60 to the data multiplexer that it is to respond to a zero word
count interrupt signal Iwz. This first POT instruction also
designates to the data multiplexer to start with a word location
and count stored in a designated one of adjacent even and odd
locations of the memory 12 permanently preassigned to the
65 DVDS, i.e., to the data subchannel addressed by the preceding
EOM instruction. It also instructs the data multiplexer to
thereafter cycle between the preassigned odd and even
memory locations so that having used the starting location and
word count from one location, the data multiplexer can con
more fully hereinafter with reference to a logic diagram of the 70 tinue
its data transfer operation by switching over to the
preferred embodiment of the invention. For the present, it is startingwith
address and word count of the other location. But first
sufficient to understand that the modulo-3 counter in the dis
interrupt subroutine updates the starting location and word
play timing control section is initially set to its anomalous an
in the preassigned location which has just been used to
fourth state in preparation for the first word of display element count
provide a starting address and a word count for a subsequent
data, and thereafter set in its anomalous fourth state at the end 75 block
of data following the next block of data.
of each raster or line block of data displayed when the display
55

9
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The second EOM-POT sequence of instructions is to
prepare the DVDS addressed by the first EOM instruction to
be activated by allowing transfer to the mode control section
of FIG. San enabling signal Wbuc during the succeeding POT

10

routine replaces the control word just used with a new control
word for a block of data to follow the next block. For example,
if the odd control word has been used to read out a block of
k+1 words starting at a memory location N, and the next k+1
instruction. The POT instruction which then follows transmits
words
are to be read out of a block starting at memory loca
an octal code 21 to an address decoder 41 enabled by the
tion
M
as specified by the even control word, where M is equal
signal Wbuc to transmit a binary-1 signal to Jinput terminals
to
N-(k+1),
the interrupt routine replaces the odd control
of flip-flops DOK and INIT.
word already used with a new control word specifying the
A clock pulse Qq2 from the central processing unit sets the starting
address and word count for the block of data follow
flip-flops DOK and INIT, thus allowing the DVDS to become O ing the word
from location M+k. In the SDS 930 system, the
active. The next clock pulse Qq2 resets the flip-flop INIT starting location
is entered as M-1 in the control word
because its true output terminal is connected to its Kinputter because the multiplexer
increments the address by one before
minal. Thus the flip-flop INIT is turned on for only one clock
each word of the block is read, not after it is read.
period of central processing unit. The true output of the flip
Once the Iwz interrupt routine has been completed, the data
flop INIT is transmitted through a NAND-gate 42 to reset all 15 multiplexer
13 will prepare to transfer the first word of the
counters and controllers except the flip-flop DOK. It should
next block of data to the data acquisition buffer 17 (FIG. 1).
be noted that all flip-flops of the system are set, or reset, on
When the word is ready for transfer to the data acquisition
the trailing (negative going) edge of clock pulses.
buffer,
the data multiplexer transmits two signals both of
The flip-flop DOK remains set until the program turns off 20 which must be present. The first signal is Win and the second
the display, at which time a third EOM-POT sequence of in
signal is ZdOUT. These signals, shown in FIG. 12 with others
structions is executed by the central processing unit. The
already referred to and others to be referred to hereinafter,
EOM instruction addresses the data subchannel of the data
are applied to a NAND-gate 55 which also receives a clock
multiplexer devoted to the DVDS function, and the POT in pulse Tx from the central processing unit via the data mul
struction initiates through the mode control section of FIG. 5 25 tiplexer and true output of the flip-flop DOK. The output of
the transmission of a Whd signal to reset the flip-flop DOK
the NAND-gate 55 is inverted by a power amplifier 56 to
and, through the NAND-gate 42, reset all counters and con transmit a signal AOCL to the clock terminals of the data
trollers of the system.
acquisition buffer. That causes the word read from the
The output of the address decoder 41 which operates on
memory by the data multiplexer to be entered in the acquisi
designated bit positions of a POT instruction is also trans 30 tion
upon the occurrence of the clock pulse Tx. At the
mitted to a NAND-gate 43 which transmits the clock pulse samebuffer
time the output of an inverter 57 becomes true to enable
Qq2 via an inverter 44 to an X-mode decoder 45 and a Z
a NAND-gate 58 to transmit a signal YTR via an inverter 59 to
mode decoder 46. The Z and X modes are designated by
cause the Y-axis value of the next raster to be transferred from
predetermined octal digits of the POT instruction. Since only
bit position 15 to 23 of the acquisition buffer to the Y-axis
three modes are provided for both the X and Z axes, only two 35 D/A converter 18 (FIG. 1). That converter has its own input
binary digits are needed for each of the X and Z octal digits.
buffer register. There the Y value is converted from digital-to
For the X axis, the octal digits 1, 2 and 3 designate X-step in analog
form and applied to the Y-deflection circuits of the
crements of four, two and one units, respectively while the
CRT.
octal digits 1, 2 and 3 for the Z-axis designate two, four and
two memory cycles the position of the electron beam
eight gray shade modes, respectively. Each of the decoders 45 40 in After
the Y axis will be stable. The first word of data to be dis
and 46 includes as an integral part thereof means for storing
played is then read from memory. The display timing control
the decoded values of X and Z in order to transmit bianry-l
23
is employed to cause the request control section 19 to
signals from X and Z output terminals corresponding to the
delay requesting another word of data following the first (Y)
values of the X and Z octal digits as shown in FIG. 5.
word for the two memory cycles required for the Y-deflection
While all counters and controllers are reset by a signal Whd 45 circuit to settle. Accordingly, each time the first word is trans
as just described, the X and Z mode decoders are not because ferred from the memory by the data multiplexer following ac
for the system to be used again subsequently, another EOM in
tivation of the DVDS and following each Iwa interrupt, the
struction must be executed to generate a signal Wbuc, and display
timing control section delays any further request for
that must be followed by another POT instruction having the
words from the request control section for two memory cy
address octal code 21 and the Z and X octal codes to be used 50 cles.
at that time. When the NAND-gate 43 again transmits a clock
It should be noted that clock pulses from the fast clock
pulse Qq2 to the X and Z decoders, they will be set to the
generator
24 (FIG. 1) are not required for the first (Y) word.
proper states.
The
clock
Tx from the central processing unit times the
Referring now to FIG. 6, the data control section shown in 55 transfer ofpulse
the
Y
value to the Y-buffer register. Accordingly,
logic diagram form is set to an initial state for the first raster the fast clock generator
24 is not turned on for the first word
display operation by the output of the flip-flop INIT via the
of each block of data.
NAND-gate 42 (both in FIG. 5), an inverter 51 and a NAND
The signal AQCL which clocks the first (Y) word and the
gate 52 connected to the J input terminal of a flip-flop EOL.
subsequent data words into the acquisition buffer is also ap
The clock Qq2 times the setting of the flip-flop EOL with the 60 plied to the clock input terminal of a flip-flop AB to set it and
resetting of the flip-flop INIT.
thereby indicate that a data word is waiting in the acquisition
The output of the flip-flop EOL generates the Y-enable
except for the first (Y) word because its J input ter
signal (YE) referred to hereinbefore via NAND-gates 53 and buffer,
minal
receives
a binary 0 signal from NAND-gates 60 and 61
54. The NAND-gate 53 transmits a complementary signal YE,
a Y-enable signal YE is present at the output of the
and the NAND-gate 54 transmits the signal YE only when an 65 while
NAND-gate 54, i.e., while the complement YE is present at
interrupt signal Iwa is not present at the input of the NAND the
output of a NAND-gate 53.
gate 53. An interrupt signal wiz present from the data mul
Upon transferring the first (Y) word to the Y-axis D/A con
tiplexer 13 (FIG. 1) will allow the flip-flop EOL to be set by
verter in response to the signal YTR from the NAND-gate 59,
the next clock pulse Qq2, but a Y-enable signal and its com the complement YTR at the input to the NAND-gate 59 resets

plement are not transmitted by the respective NAND-gates 54
and 53 until the multiplexer has ceased transmitting the inter

70

As noted herein before, when the DVDS is activated, two
control words are transferred to the data multiplexer from

preassigned odd and even memory locations. The interrupt

the flip-flop EOLR. That flip-flop is continually being set by

the clock pulse Qq2. The false output terminal of the flip-flop
EOLR is connected to the K-input terminal of the flip-flop

rupt signallwz.

75

EOL to enable it to be set upon initial activation of the DVDS
or upon the occurrence of an interrupt signal lwa to generate
the Y-enable signal. Then when the first (Y) word has been
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transferred to the Y-axis digital-to-analog converter (in
response to a clock pulse Tx applied to the NAND-gate 58),
the flip-flop EOLR is reset to allow the next clock pulse Qq2
to reset the flip-flop EOL, thereby terminating the Y-enable
signal YE as indicated by the timing diagram of FIG. 13.
The flip-flop AB is initially reset by the output of the flip

Once a data word has been transferred into the Z-axis shift

register, NAND-gates 73,74 and 75 decode the three states of
the minor cycle counter to control one, two or three shifts of

the Z-axis shift register during each minor cycle. For an eight
gray shade mode, the Z-mode decoder 46 (FIG. 5) transmits a
signal Za3 to enable the NAND-gate 75 to transmit a shift
enable (SE) signal through a power amplifier 76 at all times

flop INIT or a signal Whd (produced by the central processing
unit in response to a POT instruction to deactivate the
DVDS). Both signals are transmitted from the NAND-gate 42
(FIG. 5) to the reset terminal of the flip-flop AB by a NAND

O

buffer, the false output terminal of the flip-flop AB transmits a

15

gate (inverter) 62.
After the initial Y word has been read, and the flip-flop AB
has been set to indicate a data word is ready in the acquisition

signal (AB) to the fast clock generator 24 (FIG. 1) to turn that

clock generator on for one pulse. This first of a series fast
clock pulses MCCL transfers the content of the data acquisi

tion buffer to the Z-axis shift register 20 (FIG. 1) in parallel. It
also sets a flip-flop ZSR in the display timing control section
24 shown in FIG. 7. That flip-flop then keeps the fast clock
generator on until the display element counter 28 (FIG. 1) in
dicates that all display elements of the word in the Z-axis shift
register have been processed. The first of the series of clock
pulses also sets a flip-flop ABR to transmit a signal ABR
through a NAND-gate 63 (FIG. 6) to reset the flip-flop AB.
Thus, while a word is being transferred from acquisition buffer
to the Z-shift register, the flip-flop AB is being reset.
The display timing control section shown in FIG. 7
sequences the actual processing of display element data. The
heart of the timing control section is a specially constructed
modulo-3 counter having an anomalous fourth state from
which it enters the normal modulo-3 counting sequence. This
counter comprises two JK flip-flops MC1 and MC2 the true
output of which are shown in FIG. 12. When the DVDS is ac
tivated by setting the flip-flop INIT, the output of the NAND

response to an extra clock pulse produced to shut the fast
clock generator off. The fourth state of the modulo-3 counter
is decoded to enable a parallel transfer of these subsequent
words of a raster from the data acquisition buffer into the Z
axis shift register. Once a subsequent data word has been
transferred into the Z-axis shift register in response to the first
fast clock pulse which sets the flip-flop ABR, the modulo-3
counter proceeds to count the fast clock pulses MCCL to

Z-mode detector transmits a signal (Z=2) to enable the
NAND-gate 74 to transmit a shift enable signal through the
amplifier 76 at all times when MC2 is true except when the
gate 71 detects a fourth state. SE is true, then, during two out
of every three clock periods of each minor cycle. Similarly, for
a two gray shade mode, the Z-mode detector transmits a signal
(Z=1) which enables the NAND-gate 73 to transmit a shift
enable signal SE through the amplifier 76 at all times when

either MC1 or MC2 is true except when the gate 71 detects a

20
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gate 42 (FIG. 5) sets the modulo-3 counter into is anomalous

state by resetting the flip-flops MC1 and MC2. The X-axis in
tegrator (FIG. 1) is also reset at that time as will be described
more fully hereinafter.
After the first word and each subsequent word of a raster
has been displayed, a flip-flop ZEMP (FIG. 8) is set at the end
of each word display cycle. The false output signal ZEMP
(complement of the signal ZEMP shown in FIG. 12) is then
employed to set the modulo-3 counter to its fourth state in

except when the fourth state of the minor cycle counter is de
tected by the NAND-gate 71. For a four gray shade mode, the

fourth state. SE is true, then only one out of every three clock
periods of each minor cycle. All three modes are illustrated in

the timing diagram of FIG. 12 by showing in parenthesis the
enabling signals Z=1, Z-2 and Z-3 for the signal SE.
As noted hereinbefore with reference to the timing diagram
of FIG. 4, a signal Z CON enables the transfer of the three
most significant (right most) bits of the Z-shift register to the
Z, buffer and level select section 26 (FIG. 1). That signal, also
shown in the timing diagram of FIG. 12, is generated by a
NAND-gate 77 which decodes the first clock period of each
minor cycle by detecting when both of the flip-flops MC1 and
MC2 are reset at the same time. The level select portion of the
section 26 employs one, two or three bits thus entered into the
Z buffer to set the intensity level of the electron beam in the
CRT. During the next clock period following the Z CON
period, when the flip-flop MC is in the one state and MC2 is
in the zero state, the X-axis integrator receives an X stp signal
at one of three terminals and is thus stepped one, two or four

units under control of an output signal of the X-mode

45

decoder. For that purpose, the MC1 and MC2 output ter
minals of the respective flip-flops MC1 and MC2 are con
nected to the X-axis integrator. The X stp signal shown in FIG.
12 is applied to one of the three terminals of the X-axis in
tegrator as shown in FIG. 10.
At the end of the X stp period of each minor cycle, the elec
tron beam of the cathode-ray tube is unblanked by a signal ZE

50

blanking signal ZE for 140 ns of each minor cycle during the
third and first states of the minor cycle counter, which is when
both flip-flops MC1 and MC2 are either true as detected by
the NAND-gate 78 or false as detected by the NAND-gate 79.

40

shown in FIG. 12. NAND-gates 78,79 and 80 generate the un

It should be noted that there is an initial first state (00) in the

minor cycle counter immediately after a parallel transfer of a
data word to the Z-axis shift register as shown in FIG. 12.
Since binary digits are not transferred to the Z-buffer level
define the minor cycles during which the Z-axis register can be
shifted one, two or three steps per minor cycle for the respec 55 select section 26 (FIG. 1) in response to a signal Z CON from
the NAND-gate 77 until the end of the period of the first state,
tive two, four and eight gray shade modes. When all of the bi
nary digits have thus been shifted out of the Z-axis shift re the unblanking signal ZE must be inhibited during that initial
gister, the display element counter sets the flip-flop ZEMP as first clock period after a word has been transferred into the Z
axis shift register. That is accomplished by the false output ter
just noted to signify that the Z-axis shift register is empty.
The true output of that flip-flop ZEMP is employed (via a 60 minal of a flip-flop ZED connected to the NAND-gate 79. The
NAND-gate 70 connected to decode the third count of binary flip-flop ZED is set by the first clock pulse applied to the Z
ll in the modulo-3 minor cycle counter) to reset the flip-flop axis shift register to transfer a word from the acquisition buffer
into the Z-axis shift register as shown in the timing diagram of
ZSR at the same time that the modulo-3 counter is being set to
FIG. 12. Accordingly, the J-input terminal is connected to
its fourth state as shown in the timing diagram of FIG. 12. The
signal ZEMP is also employed to enable the fast clock genera 65 receive the transfer control signal from the output of the am
plifier 72. Immediately thereafter, the flip-flop ZED is reset
tor to stay on for one extra pulse to shut itself off. That is also
since its K-input terminal is connected to its true output ter
shown in FIG, 12. In this manner, the minor cycle counter is in
minal, and the signal at the J-input terminal is zero after the
its fourth state for the operation of transferring a word from
the acquisition buffer to the Z-axis shift register when the flip 70 first clock pulse.
The display element counter 28 (FIG. 1) keeps track of the
flop AB (FIG. 6) is again set. That fourth state is decoded by a number
of Z conversions made. For a 24-bit word of display
NAND-gate 71 which transmits through a power amplifier 72
a transfer control signal DEE to the parallel input control ter elements, there may be eight, 12 or 24 conversions according
minals of the Z-axis shift register and to the J-input terminal of to whether the mode selected by the octal digit applied to the
decoder 46 (FIG.S) is for an eight gray shade mode, a
the flip-flop ABR to enable it to be set for one fast clock 75 Z-mode
four gray shade mode or a two gray shade mode. Accordingly,
period for the purpose of resetting the flip-flop AB.
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although the display of each element requires the same
amount of time (three periods of the fast clock generator re
gardless of the Z mode selected), a word of data is processed
in a period of time which depends upon the Z mode selected.
The Z mode selected is stored in the Z-mode decoder 26

14
ment counter in response to the output signal from the
NAND-gate 42 (FIG. 5) which is true when the flip-flop INIT
is set upon activating the DVDS, or when the central
processing unit transmits a signal Whd through the data mul
tiplexer to deactivate the DVDS.
Setting the flip-flop ZEMP also causes the minor cycle

throughout the period of time the DVDS is activates so that it
is feasible to count the pulses from the fast clock generator to
counter to be set in the fourth anomalous state and causes the
determine when all display elements of a word have been
fast clock generator to be turned off after one more clock
processed, the number being predetermined and different for pulse
transmitted, as shown by the waveform "clock
each mode. However, since there is only one Z conversion for 10 enable"is which
represents a composite of signal ORed to con
each display element, it is preferred to effectively count the trol
the fast clock generator, the extra clock pulse serving to
conversions in a five-bit synchronous counter shown in FIG. 8.
reset the flip-flop ZEMP as just described. The fast clock
Referring now to FIG. 8, the five-bit synchronous display generator
remains off until the next display element data word
element counter comprises five JK flip-flops EC1 through
is transferred into the Z-axis shift register. In the meantime,
EC5. The flip-flop EC1 for the least significant bit has its J and 15 the
unblanking signal ZE holds the electron beam of the CRT
Kinput terminals connected to the false output terminal of the
via the NAND gate 80 (FIG. 7).
flip-flop MC1 so that each time the flip-flop MC1 of the minor offThe
next word of display element data is requested from the
cycle counter is zero, the least significant flip-flop will change data multiplexer
by the request control section shown in FIG.
state in response to a clock pulse from the fast clock genera
9
in
synchronism
with memory cycles of the memory 12. Thus,
tor. Two NAND-gates 81 and 82 are connected to the respec although data once
entered in the acquisition buffer 17 is
tive true output of the flip-flop MC1 and the false output of processed
asynchronously under timing control of the fast
the flip-flop EC1 to function as a NOR-gate in that when the clock generator
25 independently of the central processing
variable inputs to both gates are false, the output of the J and
unit, operation of the request control section 19 is
K input terminals of the second stage EC2 is true, thereby 25 synchronized
by the central processing unit in response to the
causing the second flip-flop EC2 to change state only every
processor
clock
pulse Qq1 applied to a NAND gate 95 enables
other time the flip-flop MC is in the false state. Pairs of by the flip-flop DOK
while the DVDS is activated.
NAND gates are similarly used to control the inputs to is in the
The actual requests for data words are made by a
false state. Pairs of NAND-gates are similarly used to control synchronous
modulo-3 counter comprising flip-flops RT1 and
the inputs to the remaining flip-flops EC3, EC4 and EC5 in ac
RT2. The true output terminal of the flip-flop RT2 is con
cordance with the state of the flip-flop MC1, while for a given
nected to the K-input terminals of both flip-flops while the J
flip-flop an input to one of the paired NAND-gates is con
input terminals of both flip-flops are connected to the respec
trolled by a third NAND gate as a function of the state of all
tive false and true output terminals of the flip-flop RT1. The
lower order flip-flops in a conventional manner for flip-flops
sequence through three distinct states in response to
synchronous counters.
35
The respective predetermined counts to be detected for the clock pulses Qq1 in accordance with the following table.
different Z. modes of Z-1, Z=2 and Z=3 are effectively 23, 11
R
RT2
and seven. This is accomplished by allowing the counter to
O
count to one at the initial transfer of data from the acquisition
2
1
3.
buffer to the Z-axis shift register and then detecting 24, 12 or 40
4.
eight. The count 24 is detected by a NAND-gate 85 having
one input terminal connected to receive a mode control signal
Z=l and the remaining two input terminals connected to true
output terminals of the two most significant flip-flops EC4 and
There is an anomalous fourth state of RT1 reset and RT2 set,
EC5. The count of 12 is detected by a NAND-gate 86 having 45 but should the counter be turned on in that state when power
one input terminal connected to receive the mode control
is initially applied to the DVDS, the first clock pulse Qq1 to
signal Z=2 and the remaining two input terminals connected
occur after the flip-flop DOK is set, will advance the counter
to the true output terminals of flip-flops EC3 and EC4. The
to the 10 state. Thereafter, the counter will cycle through the
count of eight is detected by a NAND-gate 87 having one
states shown in the foregoing table.
input terminal connected to receive the mode control signals
Since the flip-flop RT1 is reset only once for every three
Z=3 and the remaining input terminal connected to the true
clock pulses, its false output may be detected to request a new
output terminal of the flip-flop EC4.
word of display element data only once for every three
The output signals of the NAND-gates 85, 86 and 87 are
memory cycles. That is necessary when the two gray shade
ORed by a NAND-gate 88, and the output of the NAND-gate 55 mode is selected since each bit of a 24-bit word constitutes a
88 is ANDed with the signal Z CON by a NAND-gate 89.
display element thereby taking three times as long as for an
Together, the NAND-gates 88 and 89 function as a NOR gate eight gray shade mode. It should be noted that the flip-flop
such that when any input signal to the NAND-gate 88 is false,
RT2 is false for two out of the three states of the counter and
and the signal Z CON is also false, the common output of the
thus
can be used to select two out of three cycles for the four
NAND-gates 88 and 89 will be true.
gray shade mode. The selection logic is Wsrq=(Z=3) (Z=1)
The common output terminal of the NAND-gates 88 and 89 60 RT2++(Z=3)
(Z=2) RT1. Note that if Z=3, Wisrq is low for
is connected to the J-input terminal of the flip-flop ZEMP.
each cycle, thus requesting data each cycle. Therefore, by
The K-input terminal of that flip-flop is connected to the false
connecting NAND-gates 96 and 97 to the true output ter
output terminal of the flip-flop ZSR (FIG. 7). Since the flip
minals of the respective flip-flops RT1 and RT2, and to mode
flop ZSR is set, i.e., in the one state, the next pulse MCCL will 65 control
new words of display element data can be
set the flip-flop ZEMP, thereby allowing the flip-flop ZSR to requestedsignals,
at
the
required
rates for any one of the selected gray
be reset two clock pulses later when the minor cycle counter is
shade modes as shown.
in the third state with MC and MC2 both true. The one extra
A gated power amplifier 98 is connected to a common out
clock pulse produced after the flip-flop ZSR is reset then
put
terminal of the NAND-gates 96 and 97 transmits word
resets the flip-flop ZEMP as shown in the timing diagram of 70 request
signals Wsrq to the data multiplexer while the flip-flop
FIG. 12. This is so because once the flip-flop ZEMP is set, its DOK is set provided a flip-flop DAC1 is not set. Flip-flops
true output terminal resets all of the flip-flops of the
DAC1 and DAC2 delay a request for a new data word for two
synchronous display element counter via a NAND-gate 90
cycles, i.e., for two periods of the clock Oq1, follow
which functions simply as an inverter. A second NAND-gate memory
ing the acknowledgement (in the form of the signal Wrq) of a
91 is provided to similarly reset the synchronous display ele 75 request
for a first (Y) word of a block to to allow the Y-axis
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D/A converter 18 (FIG 1) to settle before acquiring the first
word of display element data for processing. When the data
multiplexer has received a request signal Wsrq and accepted
the request for data, it transmits to the DVDS the signal Wrq
which sets the flip-flop DAC1 via an inverter 99 and a NAND
gate 100 in response to a clock pulse Qq2 but only if the com

6

decoded. The groups of gates 121, 122 and 123 transmit the
least significant three bits to the J-input terminals of the buffer
flip-flops, and complements thereof to the K-input terminals,
so that upon the occurrence of the next clock pulse from the
fast clock generator, the least significant three digits of the Z
axis shift register are entered in the Z-axis buffer flip-flops.
The most significant bit in the flip-flop ZB1 is applied
plement YE of the Y-enable signal transmitted by the NAND
directly to an amplifiers 124, 125 and 126 since the most sig
gate 53 (FIG. 6) is present indicating either that an end of a
nificant bit is always used regardless of the gray shade mode
line or raster has been reached (so the next word is taken as Y
word) or that the DVDS has been activated, in which case the O selected. This bit therefore adds a seven or zero to the gray
first word is automatically taken as Y word. The signal INIT shade control. The remaining two bits stored in the flip-flops
ZB2 and ZB3 are gated to amplifiers 125 and 126 according to
will set the flip-flop EOL (FIG. 6) to provide the necessary Y
the gray shade mode selected. If it is not a two gray shade
enable signal.
After the EOLR flip-flop has been reset by a signal from the 15 mode (Z=1), a NAND-gate 127 is enabled by the Z-mode
decoder 46 (FIG. 5) to allow the second most significant bit to
NAND-gate 58 (FIG. 6) upon transfer of the first word to the
be transmitted, and it is neither a 2 gray-shade mode or a four
Y buffer register (FIG. 11), the flip-flop DAC2 is set in
response to the next clock pulse Qq2, thereby enabling both of gray shade mode (Z=2), the Z-mode decoder 46 enables a
the flip-flops DAC1 and DAC2 to be reset by the following NAND-gate 129 to transmit the third most significant bit form
clock pulse Oq2, thereby delaying for two clock pulse periods 20 the flip-flop ZB3 via the amplifier 126. In the Z=1 mode, a
NAND-gate 130 transmits the most significant bit to all three
any further request for a new word of data after receiving a amplifiers.
signal Wrq any time a Y word is received. In that manner, the
A decoder 140 decodes the signals Z, Z2 and Z3 from the
NAND-gate 100 and a NAND-gate 101 effectively AND the
amplifiers 124, 125, and 126 to select one out of eight
signal Wrq and the signal YE to enable the flip-flop DAC1 to
current sources 141 to 148 where each current
be set for two periods of the clock pulse Qq2 after which the 25 weighted
source is, as shown for the current source 14, comprised of a
flip-flop DAC2 is set so that the next clock pulse Qq2 will transistor
Qi having a weighted resistor 151 in the emitter cir
reset both flip-flops DAC1 and DAC2. If the signal YE is not
cuit. The currents are inversely weighted so that the signal of
true, the flip-flops DAC1 and DAC2 are not set and a request
the output terminal is a maximum positive level for blanking,
for new data can be made during the next cycle as determined
30 and a minimum positive level for maximum brightness. For
by the NAND-gates 96 and 97.
blanking control, the signal ZE is inverted by an amplifier 153
Referring now to FIG. 10, the X axis integrator is comprised
and applied to a transistor Q, which provides a maximum posi
of an operational amplifier 105 which positions the electron
tive level at the output terminal 152.
beam of the cathode-ray tube according to an accumulated
It is evident that for flicker-free display, a frame is refreshed
charge on an integrating capacitor 106. For each display ele
memory at a suitable rate, such as forty times per second.
ment processed, a known pulse X stp is added to the charge on 35 from
As
the
rasters of a given frame are being displayed in
the capacitor, thus increasing its charge to advance the beam
sequence,
the rasters already displayed may be updated or
along the X-axis The pulse is applied only when the minor
otherwise changed by processing the data for those rasters
cycle counter is in the second state with the flip-flop MC1 set
the central processing unit.
and the flip-flop MC2 reset. The period of the applied pulse is through
What is claimed is:
40
thus always the period of the fast clock. However, the am
1. In an electronic data processing and display system hav
plitude of the charge applied to the summing junction of the
ing a central processing unit, a cathode-ray tube display and
operational amplifier is programmed by the X-mode decoder
an addressable means for storing display data, said display
45 (FIG. 5) according to whether the octal digit decoded by
data comprising digital codes of intensity levels for a two
the mode controller is equal to 3, 2 or 1 by respective gated
dimensional array of point display elements stored in blocks of
amplifiers 107, 108 and 109. A gates amplifier 110 resets the 45 words, each word consisting of a plurality of display element
X-axis integrator through a transistor switch 111 when either
codes and each block comprising words for one raster of dis
the DVDS is activated and the flip-flop INIT (FIG. 5) is set,
play elements preceded by one word comprising a digital code
thereby transmitting a signal INIT to the amplifier 110, or defining
the position of the raster in the array, the combina
when the end of a line or raster has been reached such that the 50 tion comprising:
flip-flop EOL is set to transmit a Y-enable signal (YE) to a
data-multiplexing means for reading said display data from
NAND-gate 112. That gate allows a flip-flop XD to be set
said memory, one block at a time, successive words of a
when the Z shift register is empty and no Z data is left in the
block of data following the first word being read in
acquisition buffer as indicated by both ZSR and AB both
response to data request signals,
being true. In that manner, after an interrupt signallwa, the Y 55 means connected to said display tube for receiving from
enable signal YE is generated. That signal prevents the flip
said multiplexing means, storing, and converting into an
flop AB from being set and enables a Y-transfer control signal
analog signal the first word of a given block of data,
to be transmitted by a NAND-gate 58 (FIG. 6) when the next
whereby the position of an electron beam is controlled for
(Y) word, is in the acquisition buffer. The Y-enable signal also
display of a raster,
causes the X-axis integrator to reset upon setting the flip-flop 60 means including a shift register for receiving from said mul
tiplexing means each subsequent word read in sequence
XD. Following that, the request control section 19 of FIG. 9
requests a new word from memory. Upon acknowledgement
following said first word of a given block, and for shifting
by a signal Wrq from the data multiplexer that the request has
each word in a given direction toward one end of said re
gister in response to clock pulses;
been received, the flip-flop DAC1 is set, thus initiating a delay
in further request of new data for two memory cycles in order 65 means for generating clock pulses;
means connected to said display tube for receiving from
to allow the Y-axis D/A converter and X integrator to settle,
said one end of said register data for display elements,
as noted hereinbefore. The signal Zdout Win indicates that the
and for converting data for each element into an analog
Y word is available from the computer. This resets the flip
signal to control the intensity of said electron beam;
flop XD.
Referring now to FIG. 11, as each data element of a word in 70 means connected to said display device synchronized with
said shift register means for integrating step control pull
the Z-axis shift register is processed, the three most significant
ses, one step control pulse for each display-element con
bits are gated into Z-buffer flip-flops ZB1, ZB2 and ZB3 via
version to produce an element positioning signal for said
groups of NAND-gates 121, 122, and 123 which receive as the
electron beam in a direction orthogonal to the direction
transfer control signal the signal Z CON from the NAND-gate 75
of control for raster position control;
77 (FIG. 7) where the state 00 of the minor cycle counter is
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means synchronized with said first-word receiving means data bits of each display element, and including buffer storage
for resetting said step-pulse integrating means whereby, means for storing words read out of said memory as requested
upon starting to process a new raster of display data, said until
needed for processing through said register.
electron beam is returned to the starting side of said dis
6. In an electronic data processing and display system, the
play tube for the next raster of display elements, and
means synchronized with said step-pulse integrating means combination of claim 5 including:
means for counting display elements processed through said
and said resetting means for blanking said electron beam
display element converting means; and
during each step pulse integration period to permit dis
means responsive to said gray shade designating means and
play of an element at a given position only after said beam
said display element counting means for resetting said
has reached said given position, and during return periods O
shift register and entering therein a new word of data
of
said
electron
beam
upon
starting
a
new
raster
of
dis
play.
from said buffer storage means when all display elements
of a word have been processed.
2. In an electronic data processing and display system, the
7. In an electronic data processing and display system, the
combination of claim 1 wherein said display data may be for
more than two levels of intensity control for each element, and 15 combination of claim 6 wherein said minor-cycle counting
additional levels are specified by codes of more than the one means comprises a cyclic counter having n stable states and an
binary digit necessary for the two-level intensity control to a additional anomalous stable state from which the cycle of said
maximum of n bits, whereby a plurality of gray shade modes of in stable states is entered in response to a clock pulse, said
display are possible, and wherein said shift register means in combination including means for setting said cyclic counter
cludes a minor-cycle counting means for counting n clock pull 20 into its additional anomalous state upon resetting said shift re
ses for each display element cycle of any gray shade mode gister, and for preventing clock pulses from being applied to
designated, said combination including:
said cyclic counter and shift register until a new new word of
means for designating a selected one of said gray shade data has been entered in said shift register from said buffer
modes of display;
storage means.
means responsive to said gray shade designating means and 25 8. In an electronic data processing and display system, the
said minor-cycle counting means for applying to said shift combination of claim 2 wherein said means for designating a
register during each minor cycle a number of clock pulses gray
shade mode of display operation comprises means for
corresponding to the number of binary digits necessary receiving
and decoding a group of binary digits transmitted by
for the number of levels of intensity control designated by said data processing
unit and for storing a signal indicating the
30
said gray shade mode designating means; and
gray
shade
mode
designated
group of binary digits,
wherein said data element converting means is responsive to whereby said gray shade modebyof said
operation is programmed by
said minor-cycle counting means to convert data for each
said data processing unit.
element into an analog signal during the first clock period
9. In an electronic data processing and display system, the
of each minor cycle, said step integrating means is combination
of claim 4 wherein said means for designating a
responsive to said minor-cycle counting means to ad 35 gray
shade
mode
of display operation comprises means for
vance the electron beam position during the first clock receiving and decoding
a group of binary digits transmitted by
period of each minor cycle, and said blanking means is said
data processing unit and for storing a signal indicating the
responsive to said minor-cycle counting means during the
shade mode designated by said group of binary digits,
first clock period of each minor cycle whereby each dis gray
whereby said gray shade mode of operation is programmed by
play element is presented for n-1 clock periods for any 40 said
data processing unit; and
one of said gray shade modes designated.
wherein said means for designating units of spacing to be
3. In an electronic data processing and display system, the
provided between elements displayed comprises means
combination of claim 1 including:
for receiving and decoding a second group of binary digits
means for designating one of a plurality of different num 45
transmitted by said data processing unit, and for storing a
bers of units of spacing to be provided between elements
displayed; and
signal indicating the stepping mode designated by said
second group of binary digits, whereby said stepping
wherein said step integrating means includes means respon
mode
of operation is programmed by said data processing
sive to said last-named means for weighting said step con
unit,
trol pulses to produce deflection control steps in said ele 50
ment-positioning signal of amplitudes corresponding to
10. In an electronic data processing and display system, the
the number of units of spacing designated.
combination of claim 9 wherein said data processing unit is a
4. In an electronic data processing and display system, the
digital computer having a stored program, and said first and
combination of claim 2 including:
second groups of binary digits are transmitted in response to a
means for designating one of a plurality of different num 55 single programmed instruction executed in preparation for the
bers of units of spacing to be provided between elements display of data.
displayed; and
11. A digital video display system for display of data in a
wherein said step integrating means includes means respon two-dimensional array of points, each point being a discrete
display element, comprising:
sive to said last-named means for weighting said step con
trol pulses to produce deflection control steps in said ele 60 a random access digital memory system having fixed
ment-positioning signal of amplitudes corresponding to
memory access cycles;
the number of units of spacing designated.
a data-multiplexing system for reading data out of said
5. In an electronic data processing and display system, the
memory in blocks of data words,
combination of claim 2 wherein said central processing unit,
a
central
processing unit responsive to a program stored in
data-multiplexing means and memory are synchronized by 65
said
memory
system for activating said data-multiplexing
system clock pulses, and said minor-cycle clock pulses are
unit,
selecting
the number of interelement spacing units,
produced at a rate which assures each word of display data to
and one of n gray shade modes for display of each ele
be processed through said shift register during one system
ment with units of intensity for the respective modes 2 to
clock period for a gray shade mode of a maximum number of
2
of 2 to 2", where n is an integer and the exponents
levels and minimum number of elements per word, said com 70
are successive integers from 1 to n and 0 to n-1,
bination including means responsive to said gray shade
a cathode-ray tube display unit;
designating means and said system clock pulses for generating
means responsive to the first word of each block for setting
said data request signals at the rate of n-k request signals out
the Y-axis position of an electron beam in said cathode
of n cycles of said system clock pulses, where k in an integer
ray tube display unit in accordance with the binary code
from 0 to n-1 such that the difference n-k is the number of 75
of said first word;
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means responsive to each word of a block following the first
for specifying units of intensity for display of elements in
sequence, each word having m bits divided into group of
bits, each group having a number of bits corresponding to
the exponent of the gray shade mode specified;
means responsive to each group of digits specifying the units
of intensity for a display element signal of said cathode
ray tube display unit a number of interelement spacing
units corresponding to that specified by said central
processing unit from a predetermined initial value;

means responsive to said data-multiplexing system for auto
matically resetting said incrementing means when the
reading of a new block of data is initiated; and
means for blanking said electron beam while said incre
menting means is being incremented, and while said Y
axis setting means is setting said electron beam to the new
Y-axis position specified by the binary code of the first
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word of said new block of data.

12. A digital video display system as defined by claim 11, in
cluding means for counting said memory access cycles, and
means responsive to said counting means for requesting a new
word to be read out of said memory system each cycle when
the 2" gray shade mode has been specified, and k out of n cy
cles when a 2 gray shade mode has been specified, where k is
an integer from 1 to n-1.
13. A digital video display system as defined by claim 12 in
cluding:
a clock pulse generator;
a counter having in cyclic states and an additional anoma
lous state from which it enters the regular cycle of count
ing pulses from said clock generator for controlling dis
play of one display element per cycle;
means for setting said element control counter in said
anomalous state at the beginning of each word of display
element data to be processed;
clock pulse gating means,
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a shift register for receiving each word of display element
data in parallel and for shifting a word in a given direction
towards one end thereof in response to clock pulses from
said gating means;
means for controlling said gating means to transmit to said
shift register n out of n clock pulses when the 2 gray
shade mode has been specified and k out of n clock pulses
when a 2 gray shade mode has been specified; and
means responsive to said element control counter for
decoding n bits at said one end of said shift register during
each cycle of said control counter for control of electron
beam intensity when the 2" gray shade mode has been
specified and k bits when a 2* gray shade mode has been
specified.
14. A digital video display system as defined by claim 13
wherein said incrementing means in an integrating operational
amplifier which receives a weighted pulse of current once dur
ing each cycle of said element control cycle, and wherein the
weighting of said pulses is in accordance with the interelement
spacing specified.
15. A digital video display system as defined by claim 14 in
cluding a display element counting means for counting the
number of display element groups of bits decoded from a
given word, and means responsive to said display element
counting means for effecting transfer of a new word of data
into said shift register when a number of group of bits have
been counted equal to m divided by n for a 2" gray shade
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mode of operation specified and n divided by k for a 2 gray
shade mode of operation specified.
16. A digital video display system as defined in claim 14 in
cluding 2" weighted intensity control signal generators and
wherein said decoding means selects one of said 2" signal
generators for maximum intensity selection when k is equal to
1, maximum and intermediate intensity when k is equal to 2,
and k equally spaced intensities when k is greater than 2.
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